Evaluation of Directive-Based GPU Programming Models on a Block Eigensolver with Consideration of Large Sparse Matrices by Rabbi, F et al.
Lawrence Berkeley National Laboratory
Recent Work
Title
Evaluation of Directive-based GPU Programming Models on a Block Eigensolver with 
Consideration of Large Sparse Matrices
Permalink
https://escholarship.org/uc/item/83t4f5vj
Authors
Rabbi, Fazlay
Daley, Christopher Steven
Aktulga, Hasan Metin
et al.
Publication Date
2020-04-22
 
Peer reviewed
eScholarship.org Powered by the California Digital Library
University of California
Evaluation of Directive-based GPU
Programming Models on a Block Eigensolver
with Consideration of Large Sparse Matrices
Fazlay Rabbi1, Christopher S. Daley2, Hasan Metin Aktulga1, and Nicholas J.
Wright2
1 Michigan State University, East Lansing MI 48823, USA
{rabbimd,hma}@msu.edu
2 Lawrence Berkeley National Laboratory, Berkeley CA 94720, USA
{csdaley,njwright}@lbl.gov
Abstract. Achieving high performance and performance portability for
large-scale scientific applications is a major challenge on heterogeneous
computing systems such as many-core CPUs and accelerators like GPUs.
In this work, we implement a widely used block eigensolver, Locally Op-
timal Block Preconditioned Conjugate Gradient (LOBPCG), using two
popular directive based programming models (OpenMP and OpenACC)
for GPU-accelerated systems. Our work differs from existing work in
that it adopts a holistic approach that optimizes the full solver per-
formance rather than narrowing the problem into small kernels (e.g.,
SpMM, SpMV). Our LOPBCG GPU implementation achieves a 2.8x
- 4.3x speedup over an optimized CPU implementation when tested
with four different input matrices. The evaluated configuration com-
pared one Skylake CPU to one Skylake CPU and one NVIDIA V100
GPU. Our OpenMP and OpenACC LOBPCG GPU implementations
gave nearly identical performance. We also consider how to create an ef-
ficient LOBPCG solver that can solve problems larger than GPU mem-
ory capacity. To this end, we create microbenchmarks representing the
two dominant kernels (inner product and SpMM kernel) in LOBPCG
and then evaluate performance when using two different programming
approaches: tiling the kernels, and using Unified Memory with the orig-
inal kernels. Our tiled SpMM implementation achieves a 2.9x and 48.2x
speedup over the Unified Memory implementation on supercomputers
with PCIe Gen3 and NVLink 2.0 CPU to GPU interconnects, respec-
tively.
Keywords: Sparse solvers · Performance optimization · Performance
portability · Directive based programming models · OpenMP 4.5 ·
OpenACC.
1 Introduction
There is a pressing need to migrate and optimize applications for execution
on GPUs and other accelerators. Future planned systems for the Department
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of Energy Office of Advanced Scientific Computing Research (DOE ASCR) in-
clude Perlmutter at NERSC (AMD CPU + NVIDIA GPU nodes), Aurora at
ALCF (Intel CPU + Intel Xe accelerator nodes), and Frontier at OLCF (AMD
CPU + AMD GPU nodes). The full capability of these systems can only be
realized by making efficient use of the accelerators on the compute nodes. Most
efforts to use accelerators to date have involved scientists using the CUDA pro-
gramming language to target NVIDIA GPUs. The success of these efforts, the
expected marginal gains in general-purpose CPU performance, and the under-
standing that special purpose accelerators are the best way to obtain significant
performance gains within a fixed financial and power budget convinced DOE
ASCR to invest in accelerator-based systems. However, CUDA alone is not an
appropriate method to target accelerators produced by different vendors, e.g.
NVIDIA, AMD, Intel, Xilinx, although there are efforts by AMD to use the HIP
framework to convert CUDA to a more portable style of C++ [4].
In recent years, OpenACC and OpenMP have emerged as portable, base-
language independent, and an increasingly robust and performant way to target
accelerators. These directive-based methods have lowered the barrier of entry
for application developers to target accelerators and are anticipated to be a key
enabler for DOE users to efficiently use forthcoming supercomputers. However,
there needs to be wider testing of OpenMP and OpenACC in scientific appli-
cations to address any shortcomings in the language specifications, improve the
robustness and performance of vendor compilers, and continue to refine our un-
derstanding of best practices to migrate applications to accelerators. At the same
time, the most efficient way to use accelerators is often achieved using optimized
math and scientific libraries, e.g. cuBLAS and Tensorflow. Therefore, it will fre-
quently be the case that non-trivial applications will increasingly need to mix
optimized library calls with directives to obtain highest performance for the full
application.
In this paper, we port and optimize a block eigensolver for GPUs using a com-
bination of directives and optimized library calls. Sparse matrix computations (in
the form of eigensolvers and linear solvers) are central to several applications in
scientific computing and data analytics, from quantum many-body problems to
graph analytics to machine learning. In the context of eigensolvers, performance
of traditional sparse matrix-vector multiplication (SpMV) based methods are es-
sentially limited by the memory system performance [32]. As such, block solver
alternatives that rely on higher intensity operations such as sparse matrix-matrix
multiplication (SpMM) and multiplication of vector blocks (i.e., tall skinny ma-
trices) have garnered the attention of several groups [7, 28]. We adopt the Lo-
cally Optimal Block Preconditioned Conjugate Gradient (LOBPCG) [18, 19]
algorithm to represent block eigensolvers. Given that LOBPCG is a relatively
popular method and requires a fairly complex implementation, it represents a
suitable choice for our purposes.
An important issue in large scientific computing and data analysis work-
loads is that applications’ data usage often exceeds the available device memory
space. For instance, Many Fermion Dynamics - nuclei (MFDn), which is a quan-
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tum many-body code based on the configuration interaction model, is a "total
memory-bound" application, i.e., scientific studies using this code typically uti-
lize all memory (DRAM) space available, thus easily exceeding the total device
memory available [5, 23]. As such, our evaluation extends into such scenarios
and we present remedies for the significant performance degradations observed
due to large data transfers between host and device memories.
Our contributions in this study can be summarized as follows:
– We demonstrate that a complex block eigensolver can be implemented effi-
ciently using a mix of accelerator directives (in both OpenMP and OpenACC
frameworks) and optimized library functions. We obtain up to a 4.3x speedup
over a well optimized CPU implementation.
– We show that the performance of the Unified Memory version of SpMM, the
dominant kernel in LOBPCG, depends on the supercomputer used and ap-
parently the underlying CPU to GPU interconnect, when application work-
ing set exceeds GPU memory capacity. We measure a 13.4x performance
loss when migrating from a supercomputer with a PCIe Gen3 CPU to GPU
interconnect to one with NVLink 2.0.
– We address the Unified Memory performance portability issue by tiling the
dominant kernels in LOBPCG. This obtains the highest performance on both
supercomputers which have different CPU to GPU interconnects.
The paper is organized as follows. In Section 2, we describe the related
work on efforts to port LOBPCG solvers to GPUs, application experience using
OpenMP and OpenACC directives, and the use of Unified Memory to simplify
porting applications to GPUs. In Section 3, we describe the kernel steps in the
LOBPCG solver, the baseline OpenMP version of the LOBPCG solver including
the library dependencies, and the steps we took to port the LOBPCG solver to
GPUs. It also describes our tiling method for expensive kernels in the LOBPCG
algorithm when a problem exceeds the GPU memory capacity. Finally, it de-
scribes the Cori-GPU and Summit platforms used to evaluate the performance
of our directive based LOBPCG implementation and tiled microbenchmarks. In
Section 4, we present performance results obtained on the Cori-GPU and Sum-
mit supercomputers. Section 5 discusses the key lessons and aims to provide
advice for application developers based on our observations. Finally, Section 6
summarizes our conclusions and plans for future work.
2 Background and Related Work
Sparse matrix operations(SpMV/SpMM) on GPUs: Sparse matrix-vector
multiplication (SpMV) and sparse matrix-matrix multiplication (SpMM) are the
main kernels of many iterative solvers [18,21], machine learning techniques and
other scientific applications. Several optimization techniques have been proposed
for SpMV on GPUs [8,9,14,34]. However, performance of SpMV is bounded by
memory bandwidth [32]. The main appeal of block eigensolvers (i.e. LOBPCG
algorithm) is their high arithmetic intensity which is especially important to reap
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the full benefits of GPUs. The main computational kernels involved in block iter-
ative solvers are the multiplication of a sparse matrix with multiple vectors and
level-3 BLAS operations on dense vector blocks. Optimizing the SpMM kernel
on GPUs has been studied in several research works. Yang et al. [33] propose
two novel algorithms for SpMM operation on GPUs that take the sparse ma-
trix input in compressed-sparse-row (CSR) format and focus on latency hiding
with instruction-level parallelism and load-balancing. They find out a memory
access pattern that allows efficient access into both input and output matrices
which is the main enabler for their excellent performance on SpMM. A common
optimization strategy of SpMM is to rely on a special sparse matrix represen-
tation to exploit the nonzeros efficiently. Most commonly used sparse matrix
storage variants other than CSR format are ELLPACK called ELLPACK-R [26]
and a variant of Sliced ELLPACK called SELL-P [7]. Hong et al. [15] separates
the sparse matrix into heavy and light rows in order to perform dynamic load-
balancing. They process the heavy rows by CSR and the light rows by doubly
compressed sparse row (DCSR) in order to take advantage of tiling. However,
these special matrix storage formats incur some additional computational and
format conversion cost in the full computational pipeline.
Anzt et. al [7] optimize the performance of SpMM using ELLPACK format [6]
and compare the performance of their CPU-GPU implementation with the mul-
tithreaded CPU implementation of LOBPCG provided in the BLOPEX [20]
package. All of their kernels were written in CUDA 5.5 and they evaluated the
performance experiment on two Intel Sandy Bridge CPUs and one NVIDIA
K40 GPU. Dziekonski et. al [13] implement LOBPCG method with an inexact
nullspace filtering approach to find eigenvalues in electromagnetics analysis.
Most of the prior work focused on optimizing either the SpMV or the SpMM
operation on GPUs with the ultimate goal of accelerating the iterative solver
used in a scientific application. A distinguishing aspect of this paper is that we
adopt a holistic approach that includes all computational kernels required for
the LOBPCG solver. We use directive based programming models to achieve
portability. We also investigate the scenario where the total memory footprint
exceeds the device memory capacity and propose a solution that addresses per-
formance degradations seen with NVIDIA’s generic “Unified Memory” approach
(see below).
OpenMP/OpenACC: OpenMP and OpenACC are two directive-based meth-
ods to parallelize serial applications. Both languages enable a programmer to run
application kernels on a GPU. Multiple compilers support these directives and
can generate GPU code. The quality of GPU support in OpenMP and OpenACC
compilers is evaluated in [22] on a suite of 4 mini applications. Here, the authors
find issues with all compilers as well as challenges in creating a single portable
code which compiles and executes efficiently for all compilers. The interoper-
ability of CUDA and OpenACC is evaluated in [31]. The author successfully
combines hand-written CUDA with OpenACC when using the PGI compiler.
Our work evaluates the performance of OpenMP and OpenACC implementa-
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tions of a block eigensolver, as well the interoperability of these runtime systems
with optimized CUDA libraries for 3 different compilers.
Unified Memory: Unified Memory (UM) is a programming feature which pro-
vides a single memory address space accessible by all processors in a compute
node. It greatly simplifies GPU programming because the same single pointer to
data can be used on both CPU and GPU. The NVIDIA Volta V100 GPU pro-
vides a page migration engine to move memory pages between CPU and GPU
when the page is not in the memory of the processor accessing the data. NVIDIA
evaluated UM performance using the PGI OpenACC compiler in [12]. The au-
thors created UM versions of the OpenACC applications in the SPEC ACCEL
1.2 benchmark suite. They ran the applications on the Piz-Daint supercomputer
and found that the UM versions ran at 95% of the performance of the original
explicit data management versions. In [27], the NVIDIA presenter shows that
the Gyrokinetic Toroidal Code (GTC) has almost identical performance on a
x86+V100 system whether OpenACC data directives are used or not. Our work
also compares UM against explicit data management, but additionally considers
problems whose memory requirements are significantly over the device memory
capacity. The performance of oversubscribing UM is evaluated in [17]. The au-
thors find that UM can be up to 2x slower than explicit data management in
several applications on an x86+V100 system. Our work considers performance
on both x86 and Power GPU-accelerated systems.
3 Methodology
In this section, we provide an overview of the LOBPCG algorithm, our base-
line CPU implementation, and the steps we took to port and optimize the CPU
implementation to run efficiently on GPU-accelerated systems using OpenMP
and OpenACC. We then describe our pathfinding activities for creating an effi-
cient LOBPCG algorithm which can operate on matrices exceeding the device
memory capacity. In particular, we discuss how we tiled the two most expen-
sive kernels in LOBPCG and created microbenchmarks that enable performance
comparison of programmer-controlled and system-controlled (i.e. Unified Mem-
ory) data movement schemes between the CPU and GPU. Finally, we describe
the experimental platforms used for evaluating the performance of our LOBPCG
and microbenchmark implementations on GPU-accelerated systems.
3.1 The LOBPCG algorithm
LOBPCG is a commonly used block eigensolver based on the sparse matrix mul-
tiple vector multiplication kernel [18]. It is designed to find a prescribed number
of the largest (or smallest) eigenvalues and the corresponding eigenvectors of a
symmetric positive definite generalized eigenvalue problem HΨ = EBΨ for a
given pair (H,B) of complex Hermitian or real symmetric matrices, where the
matrix B is also assumed positive-definite. Here, E is a diagonal matrix of the
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Algorithm 1: LOBPCG Algorithm (for simplicity, without a precondi-
tioner) used to solve HˆΨ = EΨ
Input: Hˆ , matrix of dimensions N ×N
Input: Ψ0, a block of randomly initialized vectors of dimensions of N ×m
Output: Ψ and E such that ‖HˆΨ − ΨE‖F is small, and ΨTΨ = Im
1 Orthonormalize the columns of Ψ0
2 P0 ← 0
3 for i = 0, 1, . . . , until convergence do
4 Ei = ΨTi HˆΨi
5 Ri ← HˆΨi − ΨiEi
6 Apply the Rayleigh–Ritz procedure on span{Ψi, Ri, Pi}
7 Ψi+1 ← argmin
S∈span{Ψi.Ri,Pi}, ST S=Im
trace(ST HˆS)
8 Pi+1 ← Ψi+1 − Ψi
9 Check convergence
10 end
11 Ψ ← Ψi+1
sought eigenvalues and Ψ is the corresponding block of eigenvectors. Algorithm 1
shows the pseudocode of the LOBPCG algorithm for the standard eigenvalue
problem HΨ = EΨ . LOBPCG comprises high arithmetic intensity operations
(SpMM and Level-3 BLAS). In terms of memory, while the Ĥ matrix takes up
considerable space, when a large number of eigenpairs are needed (e.g., in di-
mensionality reduction, spectral clustering or quantum many-body problems),
memory needed for the block vector Ψ can be comparable to or even greater than
that of Ĥ. In addition, other block vectors (residual R, preconditioned residual
W, previous direction P), block vectors from the previous iteration and the pre-
conditioning matrix T must be stored (not shown in Alg. 1 for simplicity), and
accessed at each iteration.
3.2 Baseline CPU implementation
We implemented the baseline CPU version of LOBPCG using OpenMP and
OpenACC directives in C/C++. We adopted the Compress Sparse Row (CSR)
format to store the sparse matrix and used the mkl_dcsrmm routine from Intel
MKL library for the SpMM kernel. We also implemented a custom SpMM kernel
in both OpenMP and OpenACC, again based on the CSR format, and used it
with the PGI and IBM compilers. For all LAPACK and BLAS routines needed,
we used Intel MKL, the PGI-packaged LAPACK and BLAS libraries, and IBM
ESSL for Intel, PGI and IBM compilers, respectively.
3.3 A GPU implementation of LOBPCG
The most expensive kernels in the baseline CPU version are the SpMM op-
eration and the inner product of vector blocks (XTY ). The cuSPARSE [25]
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and cuBLAS CUDA libraries provide tuned versions of these kernels. We used
cusparseDcsrmm for the SpMM operation and replaced cblas_dgemm routine
with cublasDgemm for the vector block operations. We allocated the device data
for these routines using cudaMalloc. We ported the remaining application ker-
nels using OpenMP and OpenACC offloading pragmas. The application kernels
are grouped together inside device data regions to avoid data movement between
successive application kernels. However, the performance of this implementation
was still poor because significant time was spent moving data between CPU and
GPU. This happened because the application and library kernels were operating
on distinct data on the GPU.
OpenMP and OpenACC provide a clause to enable the application ker-
nels to operate on data already resident on the device. The clause is named
is_device_ptr in OpenMP and deviceptr in OpenACC. We used the pointer
returned by cudaMalloc in our OpenACC implementation. This approach caused
a run time error in our OpenMP implementation compiled with LLVM/Clang.
We therefore replaced cudaMalloc with omp_target_alloc in our OpenMP
implementation because the OpenMP 5.0 specification [2] states that “Sup-
port for device pointers created outside of OpenMP, specifically outside of the
omp_target_alloc routine and the use_device_ptr clause, is implementation
defined.”. Figure 1 shows an example of the structure of most of our application
kernels after using this clause. It enabled us to remove multiple OpenMP/Ope-
nACC data regions and thus considerable data movement between the CPU and
GPU 3.
All kernels run on the GPU except for some LAPACK routines, i.e., LAPACKE-
_dpotrf and LAPACKE_dsygv which are not available in the CUDA toolkit math
libraries. This causes 10 small matrices to move between CPU and GPU in each
iteration of the LOBPCG method. As the sizes of those matrices are very small,
we find that the overhead associated with these data movements are insignificant
compared to the total execution time.
3.4 Tiling LOBPCG kernels to fit in GPU memory capacity
The LOBPCG GPU implementation described in Section 3.3 allocated the tall
skinny matrices and the sparse matrix in GPU memory. This approach is limited
to cases where the aggregated matrix memory footprint is less than the GPU
memory capacity. However, a major challenge in many scientific domains [5,24,
29] (such as configuration interaction in MFDn) is the massive size of the sparse
matrix, which can have several billions of rows and columns and the total number
of nonzeros can easily exceed trillions. In this subsection, we explain how we
tiled the SpMM and inner product kernels (XTY ) to operate on problems larger
3 Alternatively, we could have copied the data to the device using OpenMP/OpenACC
and then passed the device pointer to the CUDA library functions using OpenMP’s
use_device_ptr clause or OpenACC’s use_device clause. We did not use this ap-
proach because we wanted the option to use cudaMallocManaged to allocate data in
managed memory.
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Before using is_device_ptr
// d_R and other dev ice ar rays a l l o c a t ed with omp_target_alloc
cublasDgemm( handle , CUBLAS_OP_N, CUBLAS_OP_N, b , numrows , b ,
&cudaAlpha , d_lambda , b , d_X, b , &cudaBeta , d_R, b ) ;
// Copy output array d_R to the host array R
omp_target_memcpy(R, d_R, R_size ∗ s i z e o f ( double ) , 0 , 0 , h , t ) ;
// Copy host array R to the dev ice in OpenMP targe t data reg ion
#pragma omp ta rge t data map( tofrom : newX[0 : X_size ] ) \
map( to : X[0 : X_size ] , R[0 : R_size ] )
{
mat_mult (X, R, newX , numrows , b ) ;
}
void mat_mult ( double ∗ src1 , double ∗ src2 , double ∗dst ,
i n t row , i n t co l )
{
#pragma omp ta rge t teams d i s t r i b u t e p a r a l l e l f o r c o l l a p s e (2)
f o r ( i n t i = 0 ; i < row ; i++)
f o r ( i n t j = 0 ; j < co l ; j++)
dst [ i ∗ co l + j ] = src1 [ i ∗ co l + j ] ∗ s r c2 [ i ∗ co l + j ] ;
}
After using is_device_ptr
// d_R and other dev ice ar rays a l l o c a t ed with omp_target_alloc
cublasDgemm( handle , CUBLAS_OP_N, CUBLAS_OP_N, b , numrows , b ,
&cudaAlpha , d_lambda , b , d_X, b , &cudaBeta , d_R, b ) ;
// Po inte r s to dev ice ar rays passed in to mat_mult func t i on
mat_mult (d_X, d_R, d_newX, numrows , b ) ;
void mat_mult ( double ∗ src1 , double ∗ src2 , double ∗dst ,
i n t row , i n t co l )
{
// Use is_device_ptr because data i s a l ready on the dev ice
#pragma omp ta rge t is_device_ptr ( src1 , src2 , dst )
#pragma omp teams d i s t r i b u t e p a r a l l e l f o r c o l l a p s e (2)
f o r ( i n t i = 0 ; i < row ; i++)
f o r ( i n t j = 0 ; j < co l ; j++)
dst [ i ∗ co l + j ] = src1 [ i ∗ co l + j ] ∗ s r c2 [ i ∗ co l + j ] ;
}
Fig. 1. The use of is_device_ptr to avoid memory copies. Error checking is omitted
for brevity.
than the GPU memory capacity. We extracted each kernel into a standalone
microbenchmark to check for correctness and enable performance evaluation.
Although not described in this paper, we have also implemented and evaluated
the linear combination kernel (XY ) which has similar characteristics to the inner
product kernel (XTY ), but involves the multiplication of a tall-skinny vector
block (X) with a small square matrix (Y ).
SpMM kernel: The SpMM kernel is typically the most expensive operation in
LOBPCG. Figure 2 shows the tiling idea for the SpMM kernel for cases when the
LOBPCG data is too large to fit into the GPU memory. For a given tile size β,
we divide the sparse matrix into block of rows. Algorithm 2 describes the steps
in our tiled SpMM kernel. In short, we copy the Y matrix to the GPU at the
beginning and it resides there until all sparse matrix tiles are processed. Then,
we extract the CSR format of each of the tiles and copy that to GPU memory.
Then we apply the cusparseDcsrmm routine on the sparse matrix block and Y.
This produces the corresponding row blocks of the final output matrix Z. After
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Fig. 2. Overview of tiling SpMM operation.
Algorithm 2: Tiled SpMM (cusparseDcsrmm) kernel
Input: X(m×m) sprase matrix in CSR format (val, rowPtr, colIndex),
Y(m× b), β(tile size)
Output: Z(m× b)
1 nrowblk =
⌈
m
β
⌉
2 for i = 0 to nrowblk - 1 do
// extract_CSR_tile() method extracts the CSR format of the i-th
tile from the given sparse matrix
3 [rowPtrTile, colIndxTile, valTile, nnz_Tile] = extract_CSR_tile(val,
rowPtr, colIndex, i)
4 cusparseDcsrmm(β, b, m, nnz_tile, 1.0, valTile, rowPtrTile, colIndxTile, R,
m, 0.0, AR, β)
5 cudaDeviceSynchronize()
6 cudaMemcpy(Z[i-th tile], AR, cudaMemcpyDeviceToHost)
7 cudaDeviceSynchronize()
8 end
processing each tile, we copy back the partial output to the corresponding tile
of the Z matrix.
Inner product kernel: One of the most frequently invoked and expensive
kernels in LOBPCG is the inner product operation (Z = XTY ) between two tall
skinny matrices. Hence, a well performing tiled inner product kernel is crucial for
large problem sizes. Figure 3 shows the overview of the matrix tiling idea for the
inner product kernel. X and Y are of size m×b where m b. Both matrices are
partitioned into n =
⌈
m
β
⌉
tiles. In our custom inner product kernel, we transfer
each tile of X and Y from CPU to GPU and apply cublasDgemm routine on each
tile. We keep accumulating the partial output to a b × b matrix on the GPU.
After processing all tiles, we copy back the final result to Z. Algorithm 3 gives
an overview of our custom inner product kernel.
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Fig. 3. Overview of tiling Inner Product kernel
Algorithm 3: Tiled Inner Product (cublasDgemm) Kernel
Input: X(m× b), Y(m× b), β(tile size)
Output: Z(b× b)
1 nrowblk =
⌈
m
β
⌉
2 cudaMemset(devZ, 0.0, b*b*sizeof(b))
3 for i = 0 to nrowblk - 1 do
4 cudaMemcpy(devX, X[i-th block], β * b, cudaMemcpyHostToDevice);
5 cudaMemcpy(devY, Y[i-th block], β * b, cudaMemcpyHostToDevice);
6 cudaDeviceSynchronize();
7 cublasDgemm(b, b, β, 1.0, devY, β, devX, β, 1.0, devZ, β);
8 cudaDeviceSynchronize()
9 end
10 cudaMemcpy(Z, devZ, b * b, cudaMemcpyDeviceToHost);
3.5 Hardware and software environment
We conducted all of our experiments on the Cori-GPU testbed at the National
Energy Research Scientific Computing Center (NERSC) [1] and the Summit
supercomputer at the Oak Ridge Leadership Computing Facility (OLCF) [3].
Cori-GPU is a Cray CS-Storm 500NX consisting of 18 compute nodes. Each
compute node has two 20-core Skylake processors clocked at 2.4 GHz and 8
NVIDIA Tesla V100 "Volta" GPUs with 16 GBs of HBM per GPU. The V100
GPU model has a peak double precision performance of 7.0 TFLOP/s. There is
a total of 384 GB DDR4 DRAM space on each node. The CPUs are connected to
the GPUs via four PCIe 3.0 switches and the GPUs are connected to each other
via NVIDIA’s NVLink 2.0 interconnect. The Summit supercomputer is an IBM
AC922 system consisting of 4608 compute nodes [30]. Each compute node has two
22-core IBM Power9 processors clocked at 3.1 GHz and 6 NVIDIA Tesla V100
"Volta" GPUs with 16 GBs of HBM per GPU. The V100 GPU model is based
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on the SXM2 form factor and has a peak double precision performance of 7.8
TFLOP/s. There is a total of 512 GB DDR4 DRAM space per node. Unlike Cori-
GPU, the CPUs and GPUs in a Summit compute node are all connected with
the high bandwidth NVLink 2.0 interconnect. This also provides cache coherence
between CPUs and GPUs and enables system-wide atomics. The theoretical peak
uni-directional bandwidth between 1 CPU and 1 GPU is 16 GB/s on Cori-GPU
and 50 GB/s on Summit. However, the highest pageable bandwidth we measured
from CPU to GPU was 5.2 GB/s on Cori-GPU and 25.0 GB/s on Summit.
The Cori-GPU and Summit supercomputers provide extensive software en-
vironments to compile OpenMP and OpenACC programs. Here, we list the soft-
ware environment used in this paper. The software used on the Cori-GPU system
were Intel Compiler v19.0.3 (OpenMP for CPU), LLVM/Clang compiler v9.0.0-
git (OpenMP for GPU), and PGI compiler v19.5 (OpenACC for CPU and GPU).
We used Intel MKL with the Intel and LLVM/Clang compilers and PGI’s ver-
sion of LAPACK with the PGI compiler. The GPU accelerated libraries were
cuSPARSE and cuBLAS provided with CUDA v10.1.168. The software used on
Summit were IBM XLC Compiler v16.1.1-3 (OpenMP for CPU and GPU) and
PGI compiler v19.5 (OpenACC for CPU and GPU). We used IBM ESSL with
the IBM XLC Compiler and PGI’s version of LAPACK with the PGI compiler.
Once again, the GPU accelerated libraries were cuSPARSE and cuBLAS pro-
vided with CUDA v10.1.168.
3.6 Experiments
In this section we explain the experiments conducted. The first set of experiments
are used to evaluate the LOBPCG GPU implementation. The second set of
experiments are used to evaluate our microbenchmarks on problems exceeding
the GPU memory capacity.
Performance of the LOBPCG solver: The CPU and GPU implementations
of LOBPCG are evaluated using a series of real-world matrices with different
sizes, sparsity patterns and application domains as shown in Table 1. The first 2
matrices are from the SuitSparse Matrix Collection [11] and the Nm7 and Nm8
matrices are extracted from two very large Hamiltonian matrices that arise in
nuclear structure calculations with MFDn. Note that the test matrices have
millions of rows and hundreds of millions of nonzeros. The memory footprint of
these matrices vary from 2 GB to 7.8 GB using the CSR matrix format.
Table 1. Test Matrices.
Matrix Rows Columns Nonzeros Size (GB) Domain
Queen_4147 4,147,110 4,147,110 166,823,197 2.018 3D Strctural Problem
HV15R 2,017,169 2,017,169 283,073,458 3.405 Computational Fluid Dynamics
Nm7 4,985,422 4,985,422 647,663,919 7.792 MFDn
Nm8 7,579,303 7,579,303 592,099,416 7.136 MFDn
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We measured the runtime of the LOBPCG CPU implementation on a single
CPU socket on Cori-GPU and Summit nodes. The configurations used 1 thread
per core and used the appropriate slurm, jsrun and OpenMP/OpenACC en-
vironment variables to bind the process and child threads. We did not use hy-
perthreading / SMT because our kernels are memory bandwidth bound. We
measured the runtime of the LOBPCG GPU implementation on a single CPU
socket and one GPU on Cori-GPU and Summit nodes. Our configurations only
ever used a single CPU socket to avoid potential performance issues associated
with non-uniform memory access time. We evaluated the compiler combinations
described in Section 3.5 and measured runtime with application timers.
Performance of XTY and SpMM kernels for large matrices: Our next
experiment evaluated the XTY microbenchmark and SpMM microbenchmark
on input problems exceeding GPU memory capacity on Cori-GPU and Summit.
This experiment is designed to inform our future sparse solver implementations.
We tested the tiled versions of the microbenchmarks so that we could easily sep-
arate how much time is spent in computation versus data movement between the
CPU and GPU. If more time is spent in computation then data movement costs
can potentially be hidden. In the XTY microbenchmark, we chose to multiply
two matrices of size 67, 108, 864×48 leading to a memory footprint of 51.54 GB.
We set the tile size (β) to 131, 072 for the XTY microbenchmark and 2, 597, 152
for the SpMM microbenchmark as this gives us the best performance. The tile
size (β) is an optimization parameter and one can vary it as long as the memory
footprint required to process a single tile is less than GPU memory capacity. In
the SpMM microbenchmark, we used a synthetic input matrix of 24 GB, lead-
ing to a memory footprint of 35.1 GB. The dimension of the synthetic sparse
matrix is 14, 957, 833× 14, 957, 833 with 1, 946, 671, 770 nonzeros. We multiplied
this sparse matrix with a dense matrix of dimension 14, 957, 833×48. We used a
multi-threaded RMAT graph generator [16] to generate our synthetic sparse ma-
trix. We measured compute and data movement time using the nvprof profiler.
Performance of tiled and Unified Memory versions of SpMM: Our final
experiment evaluated the Unified Memory version of the SpMM microbench-
mark. The Unified Memory version was written in OpenACC and compiled with
the PGI compiler and the compiler option -ta:tesla:managed to replace regu-
lar system memory allocations with managed memory allocations. We compared
runtime against the tiled version of SpMM on Cori-GPU and Summit for two
input matrices. The first input matrix is Nm7 (see table 1) and leads to a mi-
crobenchmark memory footprint of 11.7 GB. The second input matrix is the
synthetic sparse matrix (14, 957, 833 × 14, 957, 833 with 1, 946, 671, 770 nonze-
ros) and leads to a microbenchmark memory footprint of 35.1 GB. The matrices
are chosen to create problems less than GPU memory capacity and greater than
GPU memory capacity. In both cases, we multiplied these sparse matrices with
a dense matrix of 48 vector blocks. We set the tile size (β) to 2, 597, 152 for both
of matrices as it is the highest tile size that we can use without overflowing the
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GPU memory and it gives the best performance. The nvprof profiler is used to
collect compute time, data movement time, and Unified Memory data movement
and page fault time.
4 Results
In this section we show performance results on the Cori-GPU and Summit su-
percomputers. Section 4.1 shows the performance of the CPU and GPU versions
of LOBPCG when parallelized with either OpenMP or OpenACC. We then
consider how we could use the LOBPCG solver on matrices larger than GPU
memory capacity. Section 4.2 shows performance results when tiling the domi-
nantXTY and SpMM kernels so that each tile fits within GPU memory capacity.
Finally, Section 4.3 compares the performance of the tiled implementation of the
SpMM kernel against a naive Unified Memory implementation.
4.1 Performance of the LOBPCG solver
We compared the performance of the LOBPCG solver when using a suite of
different compilers. The compilers can all generate code for the host CPU and
sometimes also for the GPU. In the following sentences, we place CPU or GPU
in parenthesis to indicate whether we used the compiler to generate code for
the CPU or GPU. The OpenMP compilers were Intel (CPU) and Clang (GPU)
on Cori-GPU and IBM (CPU and GPU) on Summit. The OpenACC compiler
was always PGI (CPU and GPU). In all cases we used a hand-written portable
SpMM kernel except for our Intel compiler experiment which used mkl_dcsrmm
from Intel MKL. We did this to obtain the best possible CPU time to more
transparently show the value of our GPU implementation. The performance
results for the Nm7 matrix are shown in Figure 4. The execution time of the
LOBPCG solver is averaged over 10 iterations.
The results show that the execution time of our GPU implementation is
almost independent of directive based programming model and evaluation plat-
form. Our reasoning is that the OpenMP and OpenACC configurations use the
same GPU math libraries, the GPUs are nearly identical in Cori-GPU and Sum-
mit (different V100 models), and that our LOBPCG implementation has been
highly tuned to minimize data movement between CPU and GPU. The best GPU
performance is 3.05x faster than the best CPU performance for Nm7 matrix.
The CPU versions show more variable performance for different combinations
of compilers and math libraries used on Cori-GPU and Summit. The highest
performance is obtained with the OpenMP version when compiled with Intel
compiler on Cori-GPU. The performance differences can mostly be attributed
to the host CPU and SpMM performance: mkl_dcsrmm is 1.4x faster than our
hand-written SpMM kernel in OpenMP and the hand-written SpMM kernel is
1.5 - 3.0x faster when using OpenMP rather than OpenACC. We did not inves-
tigate the host CPU performance in any more detail because it is not the focus
of our work.
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Fig. 4. The time spent in LOBPCG on Cori-GPU and Summit when using various
compilers with either OpenMP or OpenACC
Figure 5 shows how time is spent in the best configurations on CPU and
GPU when using the Nm7 matrix. Execution time is divided into library time,
application kernel time, and unaccounted CUDA API time. The library time is
spent in cuBLAS and cuSPARSE in the GPU implementation and Intel MKL in
the CPU implementation. The application kernel time is spent in user defined
functions in both the CPU and GPU implementations. The CUDA API time
includes GPU data allocation and data movement between CPU and GPU and
is calculated by subtracting time spent in application and library kernels from
the total run time. The library and application kernels speedup by 3.7x and
5.0x, respectively, when using GPUs. Application kernel time is a relatively small
fraction of total run time on GPU. However, the offload is a key optimization
step needed to keep total run time low. Total run time would be significantly
slower if we decided to use host application kernels because of unnecessary data
movement between CPU and GPU.
Figure 6 shows GPU speedup over the best LOBPCG CPU implementation
for all the test matrices in Table 1. The LOBPCG GPU implementation achieves
2.8x - 4.3x speedup over the best CPU implementation. The GPU implemen-
tation therefore performs well over a range of matrices from different domains
with different sparsity patterns.
4.2 Performance of XTY and SpMM kernels for large matrices
Figure 7 shows the time spent in the inner product (XTY ) kernel on Cori-GPU
and Summit when total memory footprint is 51.54 GB. The tile size is 131,072.
The total time is divided into host-to-device (HtoD) data transfer time and com-
putation time in the inner product kernel (device-to-host (DtoH) data transfer
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times are negligible for this kernel). We measured data transfer and computation
time using nvprof. The results show that total run time is dominated by data
transfers. Run time is lower on Summit because of the high bandwidth NVLink
2.0 interconnect. We obtained data transfers of 4 GB/s on Cori-GPU and 13
GB/s on Summit in this kernel. Results indicate that data transfer time can-
not be hidden behind computation when the matrix exceeds the GPU memory
capacity.
Figure 8 shows the time spent in the SpMM kernel. The input sparse matrix
is 24 GB and the total memory footprint is 35.1 GB. This time, results show that
computation time is greater than the data movement time. This indicates that
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data movement time could be completely hidden behind computation. It would
therefore be possible to obtain nearly the same computational throughput as one
would get using matrices completely resident in the GPU memory. However, an
actual block eigensolver alternates between SpMM and vector block operations,
so this may not be easy to realize in practice.
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Fig. 8. Time spent in SpMM kernel on Cori-GPU and Summit when the memory
footprint exceeds GPU memory capacity
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GPU and Summit. The memory footprint is less than GPU memory capacity.
4.3 Performance of tiled and Unified Memory versions of SpMM
Figure 9 shows the performance of the tiled SpMM kernel compared to the
Unified Memory version of the SpMM kernel when the memory footprint is less
than GPU memory capacity. The total memory footprint of this experiment
is 11.7 GB. The tiled version is fastest on both platforms. nvprof shows that
the tiled version is faster on Summit because of less time in CUDA memcpy.
Interestingly, the Unified Memory version performs similarly on both platforms.
Figure 10 shows the performance of the two SpMM kernels when the mem-
ory footprint exceeds GPU memory capacity. We used the same tile size (β) for
the tiled experiments in Figures 9 and 10. There are now significant differences
between the performance of the tiled and Unified Memory versions. The most
surprising result is the 48.2x performance difference between tiled and Unified
Memory versions on Summit. This is a performance difference of 13.4x between
Cori-GPU and Summit when using Unified Memory on different machines. This
is unexpected given the high bandwidth NVLink 2.0 interconnect and hardware
managed cache coherency on the Summit IBM system. Although not shown,
there is a similar performance difference on Summit for the XTY and XY ker-
nels. Unified Memory performance is therefore poor and depends on the machine
used.
Figure 11 shows nvprof output for the Unified Memory version of the XY
kernel on Cori-GPU and Summit. The results show that the total count of page
faults and the total data moved is the same on both systems. As expected, the
data transfer is 3x faster on Summit according to the bandwidth of the CPU to
GPU interconnect. However, the metric named "Gpu page fault groups" takes
30x more time on Summit compared to Cori-GPU for unknown reasons. This
explains the poor performance on Summit. We observed similar performance
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difference without nvprof (nvprof added a performance overhead of about 10%
on both machines). We are currently in contact with OLCF and NVIDIA staff
to understand our performance observations.
Cori-GPU
Device " Tesla V100−SXM2−16GB (0 ) "
Count Avg S i ze Min S i ze Max S ize Total S i z e Total Time Name
196608 170.67KB 4.0000KB 0.9961MB 32.00000GB 3.326868 s Host To Device
8526 1.9993MB 4.0000KB 2.0000MB 16.64655GB 1.368811 s Device To Host
98304 − − − − 10.668444 s Gpu page f a u l t groups
Total CPU Page f a u l t s : 98305
Summit
Device " Tesla V100−SXM2−16GB (0 ) "
Count Avg S i ze Min S i ze Max S ize Total S i z e Total Time Name
163840 204.80KB 64.000KB 960.00KB 32.00000GB 1.078612 s Host To Device
8525 1.9998MB 64.000KB 2.0000MB 16.64850GB 396.9533ms Device To Host
98304 − − − − 313.43688 s Gpu page f a u l t groups
8524 2.0000MB 2.0000MB 2.0000MB 16.64844GB −
Remote mapping from dev ice
Total CPU Page f a u l t s : 98305
Total remote mappings to CPU: 8524
Fig. 11. Unified Memory nvprof profile of the XY microbenchmark on Cori-GPU (top)
and Summit (bottom).
5 Discussion
In this section we discuss the key learnings from the results in Section 4.
The results show that we have successfully ported the LOBPCG solver to
NVIDIA GPUs using directives and optimized CUDA library calls. We obtained
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similar performance for the OpenMP implementation using Clang and XLC com-
piler as we did for the OpenACC implementation using the PGI compiler. The
quality of OpenMP compilers for GPUs have often been criticized over the past
few years [22], however, our experience provides evidence that OpenMP compil-
ers are becoming more robust and are capable of generating high performance
code.
We found that the key enabler of performance was to keep data resident on
the GPU between calls to optimized CUDA math functions. We were able to do
this trivially by adding OpenMP/OpenACC accelerator directives to the large
number of kernels in the LOBPCG solver. In the past, this would have been
much more challenging and time-consuming because the remaining application
kernels would need to be ported to CUDA. Our related work section shows that
earlier attempts to port a LOBPCG solver to GPUs by other scientists was gen-
erally focused on optimizing the SpMM kernel only on GPU whereas we focus on
optimizing the full solver on GPU. This highlights the productivity gains from
using directives and the importance of interoperability between the code gener-
ated by the OpenMP/OpenACC compilers and CUDA. This interoperability is
not required in the OpenMP specification and is only recommended as a note
to implementors in the OpenACC specification. However, we have highlighted
the importance of interoperability, and believe that the HPC community should
strongly request this support from compilers as we have done for LLVM/Clang
(https://bugs.llvm.org/show_bug.cgi?id=42643).
We have shown that our LOBPCG microbenchmarks can be tiled to solve
problems larger than GPU memory capacity. We found that the time spent
in cublasDgemm for the inner product (XTY ) microbenchmark is shorter than
the time spent moving data to and from the GPU. This indicates that it is
not possible to write a tiled cublasDgemm for larger problems which achieves
the same computational throughput as a problem which fits in GPU memory
capacity. The tiled cublasDgemm performance was mostly determined by the
bandwidth of the CPU to GPU interconnect. This will remain a challenge in
many CPU+GPU systems in the coming years because PCIe Gen4 has lower
bandwidth than NVLink 2.0. The SpMM microbenchmark showed the opposite
to XTY in that more time was spent in computation than data movement. This
indicates that data movement costs could be hidden, i.e., computation on one
tile could occur concurrently with the data movement for the next tile. The full
LOBPCG solver includes XTY and SpMM operations. Therefore, the amount
of computation on the GPU relative to data movement between CPU and GPU
is more than what is shown in our microbenchmarks. This indicates that it
should be possible to write an efficient LOBPCG solver for GPUs which can
solve problems larger than the GPU memory capacity.
We had mixed success when using a Unified Memory implementation of the
SpMM kernel. The performance was a little worse than the tiled implementation
when the memory footprint was less than GPU memory capacity. This could be
acceptable to many application programmers because we obtained this perfor-
mance with much simpler code. This would be a huge productivity win for the
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application programmer because there is no need to manage separate host and
device copies of data; there is just a single pointer to the data which can be
used on both host and device. We found that the performance of the Unified
Memory implementation was much worse than the tiled implementation when
the memory footprint exceeded GPU memory capacity. It was so bad on Sum-
mit that it would have been more efficient to use a CPU implementation and
leave the GPUs idle. We are still working to understand why Unified Memory
performance was so poor on Summit. However, our early experience serves as a
warning to application programmers that they should not rely on Unified Mem-
ory when application memory footprint is larger than GPU memory capacity.
It is also useful information to HPC system providers that the success of their
users strongly depends on purchasing GPUs with sufficient memory capacity.
We recommend that tiling be used in large memory footprint applications
on CPU+GPU systems. This can deliver both high performance and predictable
performance across different CPU+GPU systems. However, it can be a signif-
icant amount of work to tile and overlap data transfers with computation in
an application. This may become easier in future with enhancements to the
OpenMP standard providing directive-based partitioning and pipelining [10].
Alternatively, middleware for sparse solvers on GPUs could abstract away these
programming challenges.
6 Conclusions
In this paper, we have described our approaches to mix CUDA library calls
with OpenMP/OpenACC offloading pragmas in order to implement and opti-
mize the full LOBPCG eigensolver on GPU-accelerated systems. We successfully
used both OpenMP and OpenACC and achieved a speedup of 2.8x - 4.3x over a
baseline CPU implementation. Our experiments with SpMM and inner product
microbenchmarks showed that tiling is the preferred approach for larger problem
sizes. We found that a naive Unified Memory implementation had worse perfor-
mance than a tiled implementation by up to an order of magnitude depending
on the target supercomputing platform. Our future work will go in the direction
of tiling the full LOBPCG solver and attempting to overlap computation with
data movement.
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